mrfioc2
2.3.0
|
Go to the source code of this file.
Macros | |
#define | U32_Status 0x000 |
#define | Status_dbus_mask 0xff000000 |
#define | Status_dbus_shift 24 |
#define | Status_legvio 0x00010000 |
#define | Status_sfpmod 0x00000080 |
#define | Status_linksts 0x00000040 |
#define | Status_fifostop 0x00000020 |
#define | U32_Control 0x004 |
#define | Control_enable 0x80000000 |
#define | Control_evtfwd 0x40000000 |
#define | Control_txloop 0x20000000 |
#define | Control_rxloop 0x10000000 |
#define | Control_outena 0x08000000 /* cPCI-EVRTG-300 only */ |
#define | Control_sreset 0x04000000 /* soft FPGA reset */ |
#define | Control_endian 0x02000000 /* 0 - MSB, 1 - LSB, 300 PCI devices only */ |
#define | Control_GTXio 0x01000000 /* GTX use external inhibit */ |
#define | Control_DCEna 0x00400000 |
#define | Control_tsdbus 0x00004000 |
#define | Control_tsrst 0x00002000 |
#define | Control_tsltch 0x00000400 |
#define | Control_mapena 0x00000200 |
#define | Control_mapsel 0x00000100 |
#define | Control_logrst 0x00000080 |
#define | Control_logena 0x00000040 |
#define | Control_logdis 0x00000020 |
#define | Control_logsea 0x00000010 |
#define | Control_fiforst 0x00000008 |
#define | U32_IRQFlag 0x008 |
#define | IRQ_EoS 0x1000 |
#define | IRQ_SoS 0x0100 |
#define | IRQ_LinkChg 0x40 |
#define | IRQ_BufFull 0x20 |
#define | IRQ_HWMapped 0x10 |
#define | IRQ_Event 0x08 |
#define | IRQ_Heartbeat 0x04 |
#define | IRQ_FIFOFull 0x02 |
#define | IRQ_RXErr 0x01 |
#define | U32_IRQEnable 0x00c |
#define | IRQ_Enable 0x80000000 |
#define | IRQ_PCIee 0x40000000 |
#define | U32_IRQPulseMap 0x010 |
#define | U32_SwEvent 0x0018 |
#define | SwEvent_Ena 0x00000100 |
#define | SwEvent_Pend 0x00000200 |
#define | SwEvent_Code_MASK 0x000000ff |
#define | SwEvent_Code_SHIFT 0 |
#define | U32_PCI_MIE 0x001C |
#define | EVG_MIE_ENABLE 0x40000000 |
#define | U32_DataBufCtrl 0x020 |
#define | DataBufCtrl_rx 0x8000 |
#define | DataBufCtrl_stop 0x4000 |
#define | DataBufCtrl_sumerr 0x2000 |
#define | DataBufCtrl_mode 0x1000 |
#define | DataBufCtrl_len_mask 0x0fff |
#define | U32_DataTxCtrl 0x024 |
#define | DataTxCtrl_done 0x100000 |
#define | DataTxCtrl_run 0x080000 |
#define | DataTxCtrl_trig 0x040000 |
#define | DataTxCtrl_ena 0x020000 |
#define | DataTxCtrl_mode 0x010000 |
#define | DataTxCtrl_len_mask 0x0007fc |
#define | U32_FWVersion 0x02c |
#define | FWVersion_type_mask 0xf0000000 |
#define | FWVersion_type_shift 28 |
#define | FWVersion_form_mask 0x0f000000 |
#define | FWVersion_form_shift 24 |
#define | FWVersion_ver_mask 0x0000ffff |
#define | FWVersion_ver_shift 0 |
#define | U32_CounterPS 0x040 /* Timestamp event counter prescaler */ |
#define | U32_USecDiv 0x04C |
#define | U32_ClkCtrl 0x050 |
#define | ClkCtrl_plllock 0x80000000 |
#define | ClkCtrl_clkmd_MASK 0x06000000 |
#define | ClkCtrl_clkmd_SHIFT 25 |
#define | ClkCtrl_cglock 0x00000200 |
#define | U32_SRSec 0x05C |
#define | U32_TSSec 0x060 |
#define | U32_TSEvt 0x064 |
#define | U32_TSSecLatch 0x068 |
#define | U32_TSEvtLatch 0x06c |
#define | U32_EvtFIFOSec 0x070 |
#define | U32_EvtFIFOEvt 0x074 |
#define | U32_EvtFIFOCode 0x078 |
#define | U32_LogStatus 0x07C |
#define | U32_FracDiv 0x080 |
#define | U32_RFInitPhas 0x088 |
#define | U32_GPIODir 0x090 |
#define | U32_GPIOIn 0x094 |
#define | U32_GPIOOut 0x098 |
#define | U32_SPIDData 0x0A0 |
#define | U32_SPIDCtrl 0x0A4 |
#define | U32_DCTarget 0x0b0 |
#define | U32_DCRxVal 0x0b4 |
#define | U32_DCIntVal 0x0b8 |
#define | U32_DCStatus 0x0bc |
#define | U32_TOPID 0x0c0 |
#define | U32_SeqControl_base 0x00e0 |
#define | U32_SeqControl(n) (U32_SeqControl_base + (4*n)) |
#define | U32_ScalerN 0x100 |
#define | ScalerMax 3 |
#define | U32_Scaler(N) (U32_ScalerN + (4*(N))) |
#define | ScalerPhasOffs_offset 0x20 |
#define | U32_PulserNCtrl 0x200 |
#define | U32_PulserNScal 0x204 |
#define | U32_PulserNDely 0x208 |
#define | U32_PulserNWdth 0x20c |
#define | PulserMax 10 |
#define | U32_PulserCtrl(N) (U32_PulserNCtrl + (16*(N))) |
#define | PulserCtrl_masks 0xf0000000 |
#define | PulserCtrl_masks_shift 28 |
#define | PulserCtrl_enables 0x00f00000 |
#define | PulserCtrl_enables_shift 20 |
#define | PulserCtrl_ena 0x01 |
#define | PulserCtrl_mtrg 0x02 |
#define | PulserCtrl_mset 0x04 |
#define | PulserCtrl_mrst 0x08 |
#define | PulserCtrl_pol 0x10 |
#define | PulserCtrl_srst 0x20 |
#define | PulserCtrl_sset 0x40 |
#define | PulserCtrl_rbv 0x80 |
#define | U32_PulserScal(N) (U32_PulserNScal + (16*(N))) |
#define | U32_PulserDely(N) (U32_PulserNDely + (16*(N))) |
#define | U32_PulserWdth(N) (U32_PulserNWdth + (16*(N))) |
#define | Output_mask(N) ( ((N)&1) ? 0x0000ffff : 0xffff0000 ) |
#define | Output_shift(N) ( ((N)&1) ? 0 : 16) |
#define | U32_OutputMapFPN 0x400 |
#define | OutputMapFPMax 8 |
#define | U32_OutputMapFP(N) (U32_OutputMapFPN + (2*( (N) & (~0x1) ))) |
#define | U32_OutputMapFPUnivN 0x440 |
#define | OutputMapFPUnivMax 10 |
#define | U32_OutputMapFPUniv(N) (U32_OutputMapFPUnivN + (2*( (N) & (~0x1) ))) |
#define | U32_OutputMapRBN 0x480 |
#define | OutputMapRBMax 32 |
#define | U32_OutputMapRB(N) (U32_OutputMapRBN + (2*( (N) & (~0x1) ))) |
#define | U32_OutputMapBackplaneN 0x4C0 |
#define | OutputMapBackplaneMax 8 |
#define | U32_OutputMapBackplane(N) (U32_OutputMapBackplaneN + (2*( (N) & (~0x1) ))) |
#define | U32_InputMapFPN 0x500 |
#define | InputMapFP_state 0x80000000 |
#define | InputMapFP_lvl 0x20000000 |
#define | InputMapFP_blvl 0x10000000 |
#define | InputMapFP_elvl 0x08000000 |
#define | InputMapFP_edge 0x04000000 |
#define | InputMapFP_bedg 0x02000000 |
#define | InputMapFP_eedg 0x01000000 |
#define | InputMapFP_dbus_mask 0x00ff0000 |
#define | InputMapFP_dbus_shft 16 |
#define | InputMapFP_back_mask 0x0000ff00 |
#define | InputMapFP_back_shft 8 |
#define | InputMapFP_ext_mask 0x000000ff |
#define | InputMapFP_ext_shft 0 |
#define | InputMapFPMax 32 |
#define | U32_InputMapFP(N) (U32_InputMapFPN + (4*(N))) |
#define | U32_GTXDelayN 0x580 |
#define | U32_GTXDelay(N) (U32_GTXDelayN + (4*(N))) |
#define | U32_OutputCMLNLow 0x600 |
#define | U32_OutputCMLNRise 0x604 |
#define | U32_OutputCMLNFall 0x608 |
#define | U32_OutputCMLNHigh 0x60c |
#define | U32_OutputCMLNEna 0x610 |
#define | OutputCMLEna_ftrig_mask 0xffff0000 |
#define | OutputCMLEna_ftrig_shft 16 |
#define | OutputCMLEna_type_mask 0x0c00 |
#define | OutputCMLEna_type_300 0x0800 |
#define | OutputCMLEna_type_203 0x0400 |
#define | OutputCMLEna_type_cml 0x0000 |
#define | OutputCMLEna_pha_mask 0x0300 |
#define | OutputCMLEna_pha_shift 8 |
#define | OutputCMLEna_cycl 0x80 |
#define | OutputCMLEna_ftrg 0x40 |
#define | OutputCMLEna_mode_mask 0x30 |
#define | OutputCMLEna_mode_orig 0x00 |
#define | OutputCMLEna_mode_freq 0x10 |
#define | OutputCMLEna_mode_patt 0x20 |
#define | OutputCMLEna_rst 0x04 |
#define | OutputCMLEna_pow 0x02 |
#define | OutputCMLEna_ena 0x01 |
#define | U32_OutputCMLNCount 0x0614 |
#define | OutputCMLCount_mask 0xffff |
#define | OutputCMLCount_high_shft 16 |
#define | OutputCMLCount_low_shft 0 |
#define | U32_OutputCMLNPatLength 0x0618 |
#define | OutputCMLPatLengthMax 2047 |
#define | U32_OutputCMLNPat_base 0x20000 |
#define | U32_OutputCMLPat(i, N) (U32_OutputCMLNPat_base + 0x4000*(i) + 4*(N)) |
#define | OutputCMLMax 3 |
#define | OutputGTXMax 8 |
#define | U32_OutputCMLLow(N) (U32_OutputCMLNLow +(0x20*(N))) |
#define | U32_OutputCMLRise(N) (U32_OutputCMLNRise +(0x20*(N))) |
#define | U32_OutputCMLFall(N) (U32_OutputCMLNFall +(0x20*(N))) |
#define | U32_OutputCMLHigh(N) (U32_OutputCMLNHigh +(0x20*(N))) |
#define | U32_OutputCMLEna(N) (U32_OutputCMLNEna +(0x20*(N))) |
#define | U32_OutputCMLCount(N) (U32_OutputCMLNCount +(0x20*(N))) |
#define | U32_OutputCMLPatLength(N) (U32_OutputCMLNPatLength +(0x20*(N))) |
#define | U32_DataRx_base 0x0800 |
#define | U32_DataTx_base 0x1800 |
#define | U32_EventLog_base 0x2000 |
#define | U32_DataRx(N) (U32_DataRx_base + (N)) |
#define | U32_DataTx(N) (U32_DataTx_base + (N)) |
#define | U32_EventLog(N) (U32_EventLog_base |
#define | U32_MappingRam_base 0x4000 |
#define | MappingRamBlockInternal 0x0 |
#define | MappingRamBlockTrigger 0x4 |
#define | MappingRamBlockSet 0x8 |
#define | MappingRamBlockReset 0xc |
#define | U32__MappingRam(M, E, N) (U32_MappingRam_base + (0x1000*(M)) + (0x10*(E)) + (N)) |
#define | U32_MappingRam(M, E, N) U32__MappingRam(M,E, MappingRamBlock##N) |
#define | ActionFIFOSave 127 |
#define | ActionTSLatch 126 |
#define | ActionLEDBlink 125 |
#define | ActionEvtFwd 124 |
#define | ActionLogStop 123 |
#define | ActionLogSave 122 |
#define | ActionHeartBeat 101 |
#define | ActionPSRst 100 |
#define | U32_SeqRamTS_base 0xc000 |
#define | U32_SeqRamTS(n, m) (U32_SeqRamTS_base + (0x4000*(n)) + (8*(m))) |
#define | U32_SFPEEPROM_base 0x8200 |
#define | U32_SFPEEPROM(N) (U32_SFPEEPROM_base + (N)) |
#define | U32_SFPDIAG_base 0x8300 |
#define | U32_SFPDIAG(N) (U32_SFPDIAG_base + (N)) |
#define | EVR_REGMAP_SIZE 0x40000 |
#define ActionEvtFwd 124 |
Definition at line 365 of file evrRegMap.h.
#define ActionFIFOSave 127 |
Definition at line 362 of file evrRegMap.h.
#define ActionHeartBeat 101 |
Definition at line 368 of file evrRegMap.h.
#define ActionLEDBlink 125 |
Definition at line 364 of file evrRegMap.h.
#define ActionLogSave 122 |
Definition at line 367 of file evrRegMap.h.
#define ActionLogStop 123 |
Definition at line 366 of file evrRegMap.h.
#define ActionPSRst 100 |
Definition at line 369 of file evrRegMap.h.
#define ActionTSLatch 126 |
Definition at line 363 of file evrRegMap.h.
#define ClkCtrl_cglock 0x00000200 |
Definition at line 152 of file evrRegMap.h.
#define ClkCtrl_clkmd_MASK 0x06000000 |
Definition at line 150 of file evrRegMap.h.
#define ClkCtrl_clkmd_SHIFT 25 |
Definition at line 151 of file evrRegMap.h.
#define ClkCtrl_plllock 0x80000000 |
Definition at line 149 of file evrRegMap.h.
#define Control_DCEna 0x00400000 |
Definition at line 70 of file evrRegMap.h.
#define Control_enable 0x80000000 |
Definition at line 53 of file evrRegMap.h.
#define Control_endian 0x02000000 /* 0 - MSB, 1 - LSB, 300 PCI devices only */ |
Definition at line 66 of file evrRegMap.h.
#define Control_evtfwd 0x40000000 |
Definition at line 55 of file evrRegMap.h.
#define Control_fiforst 0x00000008 |
Definition at line 85 of file evrRegMap.h.
#define Control_GTXio 0x01000000 /* GTX use external inhibit */ |
Definition at line 68 of file evrRegMap.h.
#define Control_logdis 0x00000020 |
Definition at line 82 of file evrRegMap.h.
#define Control_logena 0x00000040 |
Definition at line 81 of file evrRegMap.h.
#define Control_logrst 0x00000080 |
Definition at line 80 of file evrRegMap.h.
#define Control_logsea 0x00000010 |
Definition at line 84 of file evrRegMap.h.
#define Control_mapena 0x00000200 |
Definition at line 77 of file evrRegMap.h.
#define Control_mapsel 0x00000100 |
Definition at line 78 of file evrRegMap.h.
#define Control_outena 0x08000000 /* cPCI-EVRTG-300 only */ |
Definition at line 62 of file evrRegMap.h.
#define Control_rxloop 0x10000000 |
Definition at line 60 of file evrRegMap.h.
#define Control_sreset 0x04000000 /* soft FPGA reset */ |
Definition at line 64 of file evrRegMap.h.
#define Control_tsdbus 0x00004000 |
Definition at line 73 of file evrRegMap.h.
#define Control_tsltch 0x00000400 |
Definition at line 75 of file evrRegMap.h.
#define Control_tsrst 0x00002000 |
Definition at line 74 of file evrRegMap.h.
#define Control_txloop 0x20000000 |
Definition at line 58 of file evrRegMap.h.
#define DataBufCtrl_len_mask 0x0fff |
Definition at line 126 of file evrRegMap.h.
#define DataBufCtrl_mode 0x1000 |
Definition at line 125 of file evrRegMap.h.
#define DataBufCtrl_rx 0x8000 |
Definition at line 121 of file evrRegMap.h.
#define DataBufCtrl_stop 0x4000 |
Definition at line 123 of file evrRegMap.h.
#define DataBufCtrl_sumerr 0x2000 |
Definition at line 124 of file evrRegMap.h.
#define DataTxCtrl_done 0x100000 |
Definition at line 129 of file evrRegMap.h.
#define DataTxCtrl_ena 0x020000 |
Definition at line 132 of file evrRegMap.h.
#define DataTxCtrl_len_mask 0x0007fc |
Definition at line 134 of file evrRegMap.h.
#define DataTxCtrl_mode 0x010000 |
Definition at line 133 of file evrRegMap.h.
#define DataTxCtrl_run 0x080000 |
Definition at line 130 of file evrRegMap.h.
#define DataTxCtrl_trig 0x040000 |
Definition at line 131 of file evrRegMap.h.
#define EVG_MIE_ENABLE 0x40000000 |
Definition at line 117 of file evrRegMap.h.
#define EVR_REGMAP_SIZE 0x40000 |
Definition at line 380 of file evrRegMap.h.
#define FWVersion_form_mask 0x0f000000 |
Definition at line 139 of file evrRegMap.h.
#define FWVersion_form_shift 24 |
Definition at line 140 of file evrRegMap.h.
#define FWVersion_type_mask 0xf0000000 |
Definition at line 137 of file evrRegMap.h.
#define FWVersion_type_shift 28 |
Definition at line 138 of file evrRegMap.h.
#define FWVersion_ver_mask 0x0000ffff |
Definition at line 141 of file evrRegMap.h.
#define FWVersion_ver_shift 0 |
Definition at line 142 of file evrRegMap.h.
#define InputMapFP_back_mask 0x0000ff00 |
Definition at line 270 of file evrRegMap.h.
#define InputMapFP_back_shft 8 |
Definition at line 271 of file evrRegMap.h.
#define InputMapFP_bedg 0x02000000 |
Definition at line 266 of file evrRegMap.h.
#define InputMapFP_blvl 0x10000000 |
Definition at line 263 of file evrRegMap.h.
#define InputMapFP_dbus_mask 0x00ff0000 |
Definition at line 268 of file evrRegMap.h.
#define InputMapFP_dbus_shft 16 |
Definition at line 269 of file evrRegMap.h.
#define InputMapFP_edge 0x04000000 |
Definition at line 265 of file evrRegMap.h.
#define InputMapFP_eedg 0x01000000 |
Definition at line 267 of file evrRegMap.h.
#define InputMapFP_elvl 0x08000000 |
Definition at line 264 of file evrRegMap.h.
#define InputMapFP_ext_mask 0x000000ff |
Definition at line 272 of file evrRegMap.h.
#define InputMapFP_ext_shft 0 |
Definition at line 273 of file evrRegMap.h.
#define InputMapFP_lvl 0x20000000 |
Definition at line 262 of file evrRegMap.h.
#define InputMapFP_state 0x80000000 |
Definition at line 261 of file evrRegMap.h.
#define InputMapFPMax 32 |
Definition at line 274 of file evrRegMap.h.
#define IRQ_BufFull 0x20 |
Definition at line 91 of file evrRegMap.h.
#define IRQ_Enable 0x80000000 |
Definition at line 100 of file evrRegMap.h.
#define IRQ_EoS 0x1000 |
Definition at line 88 of file evrRegMap.h.
#define IRQ_Event 0x08 |
Definition at line 93 of file evrRegMap.h.
#define IRQ_FIFOFull 0x02 |
Definition at line 95 of file evrRegMap.h.
#define IRQ_Heartbeat 0x04 |
Definition at line 94 of file evrRegMap.h.
#define IRQ_HWMapped 0x10 |
Definition at line 92 of file evrRegMap.h.
#define IRQ_LinkChg 0x40 |
Definition at line 90 of file evrRegMap.h.
#define IRQ_PCIee 0x40000000 |
Definition at line 101 of file evrRegMap.h.
#define IRQ_RXErr 0x01 |
Definition at line 96 of file evrRegMap.h.
#define IRQ_SoS 0x0100 |
Definition at line 89 of file evrRegMap.h.
#define MappingRamBlockInternal 0x0 |
Definition at line 353 of file evrRegMap.h.
#define MappingRamBlockReset 0xc |
Definition at line 356 of file evrRegMap.h.
#define MappingRamBlockSet 0x8 |
Definition at line 355 of file evrRegMap.h.
#define MappingRamBlockTrigger 0x4 |
Definition at line 354 of file evrRegMap.h.
#define Output_mask | ( | N | ) | ( ((N)&1) ? 0x0000ffff : 0xffff0000 ) |
Definition at line 228 of file evrRegMap.h.
#define Output_shift | ( | N | ) | ( ((N)&1) ? 0 : 16) |
Definition at line 229 of file evrRegMap.h.
#define OutputCMLCount_high_shft 16 |
Definition at line 313 of file evrRegMap.h.
#define OutputCMLCount_low_shft 0 |
Definition at line 314 of file evrRegMap.h.
#define OutputCMLCount_mask 0xffff |
Definition at line 312 of file evrRegMap.h.
#define OutputCMLEna_cycl 0x80 |
Definition at line 302 of file evrRegMap.h.
#define OutputCMLEna_ena 0x01 |
Definition at line 310 of file evrRegMap.h.
#define OutputCMLEna_ftrg 0x40 |
Definition at line 303 of file evrRegMap.h.
#define OutputCMLEna_ftrig_mask 0xffff0000 |
Definition at line 294 of file evrRegMap.h.
#define OutputCMLEna_ftrig_shft 16 |
Definition at line 295 of file evrRegMap.h.
#define OutputCMLEna_mode_freq 0x10 |
Definition at line 306 of file evrRegMap.h.
#define OutputCMLEna_mode_mask 0x30 |
Definition at line 304 of file evrRegMap.h.
#define OutputCMLEna_mode_orig 0x00 |
Definition at line 305 of file evrRegMap.h.
#define OutputCMLEna_mode_patt 0x20 |
Definition at line 307 of file evrRegMap.h.
#define OutputCMLEna_pha_mask 0x0300 |
Definition at line 300 of file evrRegMap.h.
#define OutputCMLEna_pha_shift 8 |
Definition at line 301 of file evrRegMap.h.
#define OutputCMLEna_pow 0x02 |
Definition at line 309 of file evrRegMap.h.
#define OutputCMLEna_rst 0x04 |
Definition at line 308 of file evrRegMap.h.
#define OutputCMLEna_type_203 0x0400 |
Definition at line 298 of file evrRegMap.h.
#define OutputCMLEna_type_300 0x0800 |
Definition at line 297 of file evrRegMap.h.
#define OutputCMLEna_type_cml 0x0000 |
Definition at line 299 of file evrRegMap.h.
#define OutputCMLEna_type_mask 0x0c00 |
Definition at line 296 of file evrRegMap.h.
#define OutputCMLMax 3 |
Definition at line 321 of file evrRegMap.h.
#define OutputCMLPatLengthMax 2047 |
Definition at line 316 of file evrRegMap.h.
#define OutputGTXMax 8 |
Definition at line 322 of file evrRegMap.h.
#define OutputMapBackplaneMax 8 |
Definition at line 254 of file evrRegMap.h.
#define OutputMapFPMax 8 |
Definition at line 233 of file evrRegMap.h.
#define OutputMapFPUnivMax 10 |
Definition at line 240 of file evrRegMap.h.
#define OutputMapRBMax 32 |
Definition at line 247 of file evrRegMap.h.
#define PulserCtrl_ena 0x01 |
Definition at line 207 of file evrRegMap.h.
#define PulserCtrl_enables 0x00f00000 |
Definition at line 205 of file evrRegMap.h.
#define PulserCtrl_enables_shift 20 |
Definition at line 206 of file evrRegMap.h.
#define PulserCtrl_masks 0xf0000000 |
Definition at line 203 of file evrRegMap.h.
#define PulserCtrl_masks_shift 28 |
Definition at line 204 of file evrRegMap.h.
#define PulserCtrl_mrst 0x08 |
Definition at line 210 of file evrRegMap.h.
#define PulserCtrl_mset 0x04 |
Definition at line 209 of file evrRegMap.h.
#define PulserCtrl_mtrg 0x02 |
Definition at line 208 of file evrRegMap.h.
#define PulserCtrl_pol 0x10 |
Definition at line 211 of file evrRegMap.h.
#define PulserCtrl_rbv 0x80 |
Definition at line 214 of file evrRegMap.h.
#define PulserCtrl_srst 0x20 |
Definition at line 212 of file evrRegMap.h.
#define PulserCtrl_sset 0x40 |
Definition at line 213 of file evrRegMap.h.
#define PulserMax 10 |
Definition at line 199 of file evrRegMap.h.
#define ScalerMax 3 |
Definition at line 190 of file evrRegMap.h.
#define ScalerPhasOffs_offset 0x20 |
Definition at line 193 of file evrRegMap.h.
#define Status_dbus_mask 0xff000000 |
Definition at line 45 of file evrRegMap.h.
#define Status_dbus_shift 24 |
Definition at line 46 of file evrRegMap.h.
#define Status_fifostop 0x00000020 |
Definition at line 50 of file evrRegMap.h.
#define Status_legvio 0x00010000 |
Definition at line 47 of file evrRegMap.h.
#define Status_linksts 0x00000040 |
Definition at line 49 of file evrRegMap.h.
#define Status_sfpmod 0x00000080 |
Definition at line 48 of file evrRegMap.h.
#define SwEvent_Code_MASK 0x000000ff |
Definition at line 112 of file evrRegMap.h.
#define SwEvent_Code_SHIFT 0 |
Definition at line 113 of file evrRegMap.h.
#define SwEvent_Ena 0x00000100 |
Definition at line 110 of file evrRegMap.h.
#define SwEvent_Pend 0x00000200 |
Definition at line 111 of file evrRegMap.h.
#define U32__MappingRam | ( | M, | |
E, | |||
N | |||
) | (U32_MappingRam_base + (0x1000*(M)) + (0x10*(E)) + (N)) |
Definition at line 358 of file evrRegMap.h.
#define U32_ClkCtrl 0x050 |
Definition at line 148 of file evrRegMap.h.
#define U32_Control 0x004 |
Definition at line 52 of file evrRegMap.h.
#define U32_CounterPS 0x040 /* Timestamp event counter prescaler */ |
Definition at line 144 of file evrRegMap.h.
#define U32_DataBufCtrl 0x020 |
Definition at line 119 of file evrRegMap.h.
#define U32_DataRx | ( | N | ) | (U32_DataRx_base + (N)) |
Definition at line 339 of file evrRegMap.h.
#define U32_DataRx_base 0x0800 |
Definition at line 334 of file evrRegMap.h.
#define U32_DataTx | ( | N | ) | (U32_DataTx_base + (N)) |
Definition at line 340 of file evrRegMap.h.
#define U32_DataTx_base 0x1800 |
Definition at line 335 of file evrRegMap.h.
#define U32_DataTxCtrl 0x024 |
Definition at line 128 of file evrRegMap.h.
#define U32_DCIntVal 0x0b8 |
Definition at line 181 of file evrRegMap.h.
#define U32_DCRxVal 0x0b4 |
Definition at line 180 of file evrRegMap.h.
#define U32_DCStatus 0x0bc |
Definition at line 182 of file evrRegMap.h.
#define U32_DCTarget 0x0b0 |
Definition at line 179 of file evrRegMap.h.
#define U32_EventLog | ( | N | ) | (U32_EventLog_base |
Definition at line 343 of file evrRegMap.h.
#define U32_EventLog_base 0x2000 |
Definition at line 336 of file evrRegMap.h.
#define U32_EvtFIFOCode 0x078 |
Definition at line 163 of file evrRegMap.h.
#define U32_EvtFIFOEvt 0x074 |
Definition at line 162 of file evrRegMap.h.
#define U32_EvtFIFOSec 0x070 |
Definition at line 161 of file evrRegMap.h.
#define U32_FracDiv 0x080 |
Definition at line 167 of file evrRegMap.h.
#define U32_FWVersion 0x02c |
Definition at line 136 of file evrRegMap.h.
#define U32_GPIODir 0x090 |
Definition at line 171 of file evrRegMap.h.
#define U32_GPIOIn 0x094 |
Definition at line 172 of file evrRegMap.h.
#define U32_GPIOOut 0x098 |
Definition at line 173 of file evrRegMap.h.
#define U32_GTXDelay | ( | N | ) | (U32_GTXDelayN + (4*(N))) |
Definition at line 286 of file evrRegMap.h.
#define U32_GTXDelayN 0x580 |
Definition at line 285 of file evrRegMap.h.
#define U32_InputMapFP | ( | N | ) | (U32_InputMapFPN + (4*(N))) |
0 <= N <= 3 : FPInMap 4 <= N <= 23 : UnivInMap 24 <= N <= 31 : BPInMap FP, Univ, BP map
Definition at line 282 of file evrRegMap.h.
#define U32_InputMapFPN 0x500 |
Definition at line 260 of file evrRegMap.h.
#define U32_IRQEnable 0x00c |
Definition at line 98 of file evrRegMap.h.
#define U32_IRQFlag 0x008 |
Definition at line 87 of file evrRegMap.h.
#define U32_IRQPulseMap 0x010 |
Definition at line 103 of file evrRegMap.h.
#define U32_LogStatus 0x07C |
Definition at line 165 of file evrRegMap.h.
#define U32_MappingRam | ( | M, | |
E, | |||
N | |||
) | U32__MappingRam(M,E, MappingRamBlock##N) |
Definition at line 359 of file evrRegMap.h.
#define U32_MappingRam_base 0x4000 |
Definition at line 351 of file evrRegMap.h.
#define U32_OutputCMLCount | ( | N | ) | (U32_OutputCMLNCount +(0x20*(N))) |
Definition at line 331 of file evrRegMap.h.
#define U32_OutputCMLEna | ( | N | ) | (U32_OutputCMLNEna +(0x20*(N))) |
Definition at line 329 of file evrRegMap.h.
#define U32_OutputCMLFall | ( | N | ) | (U32_OutputCMLNFall +(0x20*(N))) |
Definition at line 327 of file evrRegMap.h.
#define U32_OutputCMLHigh | ( | N | ) | (U32_OutputCMLNHigh +(0x20*(N))) |
Definition at line 328 of file evrRegMap.h.
#define U32_OutputCMLLow | ( | N | ) | (U32_OutputCMLNLow +(0x20*(N))) |
Definition at line 325 of file evrRegMap.h.
#define U32_OutputCMLNCount 0x0614 |
Definition at line 311 of file evrRegMap.h.
#define U32_OutputCMLNEna 0x610 |
Definition at line 293 of file evrRegMap.h.
#define U32_OutputCMLNFall 0x608 |
Definition at line 291 of file evrRegMap.h.
#define U32_OutputCMLNHigh 0x60c |
Definition at line 292 of file evrRegMap.h.
#define U32_OutputCMLNLow 0x600 |
Definition at line 289 of file evrRegMap.h.
#define U32_OutputCMLNPat_base 0x20000 |
Definition at line 318 of file evrRegMap.h.
#define U32_OutputCMLNPatLength 0x0618 |
Definition at line 315 of file evrRegMap.h.
#define U32_OutputCMLNRise 0x604 |
Definition at line 290 of file evrRegMap.h.
#define U32_OutputCMLPat | ( | i, | |
N | |||
) | (U32_OutputCMLNPat_base + 0x4000*(i) + 4*(N)) |
Definition at line 319 of file evrRegMap.h.
#define U32_OutputCMLPatLength | ( | N | ) | (U32_OutputCMLNPatLength +(0x20*(N))) |
Definition at line 332 of file evrRegMap.h.
#define U32_OutputCMLRise | ( | N | ) | (U32_OutputCMLNRise +(0x20*(N))) |
Definition at line 326 of file evrRegMap.h.
#define U32_OutputMapBackplane | ( | N | ) | (U32_OutputMapBackplaneN + (2*( (N) & (~0x1) ))) |
Definition at line 257 of file evrRegMap.h.
#define U32_OutputMapBackplaneN 0x4C0 |
Definition at line 253 of file evrRegMap.h.
#define U32_OutputMapFP | ( | N | ) | (U32_OutputMapFPN + (2*( (N) & (~0x1) ))) |
Definition at line 236 of file evrRegMap.h.
#define U32_OutputMapFPN 0x400 |
Definition at line 232 of file evrRegMap.h.
#define U32_OutputMapFPUniv | ( | N | ) | (U32_OutputMapFPUnivN + (2*( (N) & (~0x1) ))) |
Definition at line 243 of file evrRegMap.h.
#define U32_OutputMapFPUnivN 0x440 |
Definition at line 239 of file evrRegMap.h.
#define U32_OutputMapRB | ( | N | ) | (U32_OutputMapRBN + (2*( (N) & (~0x1) ))) |
Definition at line 250 of file evrRegMap.h.
#define U32_OutputMapRBN 0x480 |
Definition at line 246 of file evrRegMap.h.
#define U32_PCI_MIE 0x001C |
Definition at line 116 of file evrRegMap.h.
#define U32_PulserCtrl | ( | N | ) | (U32_PulserNCtrl + (16*(N))) |
Definition at line 202 of file evrRegMap.h.
#define U32_PulserDely | ( | N | ) | (U32_PulserNDely + (16*(N))) |
Definition at line 217 of file evrRegMap.h.
#define U32_PulserNCtrl 0x200 |
Definition at line 195 of file evrRegMap.h.
#define U32_PulserNDely 0x208 |
Definition at line 197 of file evrRegMap.h.
#define U32_PulserNScal 0x204 |
Definition at line 196 of file evrRegMap.h.
#define U32_PulserNWdth 0x20c |
Definition at line 198 of file evrRegMap.h.
#define U32_PulserScal | ( | N | ) | (U32_PulserNScal + (16*(N))) |
Definition at line 216 of file evrRegMap.h.
#define U32_PulserWdth | ( | N | ) | (U32_PulserNWdth + (16*(N))) |
Definition at line 218 of file evrRegMap.h.
#define U32_RFInitPhas 0x088 |
Definition at line 169 of file evrRegMap.h.
#define U32_Scaler | ( | N | ) | (U32_ScalerN + (4*(N))) |
Definition at line 192 of file evrRegMap.h.
#define U32_ScalerN 0x100 |
Definition at line 189 of file evrRegMap.h.
#define U32_SeqControl | ( | n | ) | (U32_SeqControl_base + (4*n)) |
Definition at line 186 of file evrRegMap.h.
#define U32_SeqControl_base 0x00e0 |
Definition at line 185 of file evrRegMap.h.
#define U32_SeqRamTS | ( | n, | |
m | |||
) | (U32_SeqRamTS_base + (0x4000*(n)) + (8*(m))) |
Definition at line 373 of file evrRegMap.h.
#define U32_SeqRamTS_base 0xc000 |
Definition at line 372 of file evrRegMap.h.
#define U32_SFPDIAG | ( | N | ) | (U32_SFPDIAG_base + (N)) |
Definition at line 378 of file evrRegMap.h.
#define U32_SFPDIAG_base 0x8300 |
Definition at line 377 of file evrRegMap.h.
#define U32_SFPEEPROM | ( | N | ) | (U32_SFPEEPROM_base + (N)) |
Definition at line 376 of file evrRegMap.h.
#define U32_SFPEEPROM_base 0x8200 |
Definition at line 375 of file evrRegMap.h.
#define U32_SPIDCtrl 0x0A4 |
Definition at line 177 of file evrRegMap.h.
#define U32_SPIDData 0x0A0 |
Definition at line 176 of file evrRegMap.h.
#define U32_SRSec 0x05C |
Definition at line 154 of file evrRegMap.h.
#define U32_Status 0x000 |
Definition at line 44 of file evrRegMap.h.
#define U32_SwEvent 0x0018 |
Definition at line 108 of file evrRegMap.h.
#define U32_TOPID 0x0c0 |
Definition at line 183 of file evrRegMap.h.
#define U32_TSEvt 0x064 |
Definition at line 157 of file evrRegMap.h.
#define U32_TSEvtLatch 0x06c |
Definition at line 159 of file evrRegMap.h.
#define U32_TSSec 0x060 |
Definition at line 156 of file evrRegMap.h.
#define U32_TSSecLatch 0x068 |
Definition at line 158 of file evrRegMap.h.
#define U32_USecDiv 0x04C |
Definition at line 146 of file evrRegMap.h.