Go to the source code of this file.
◆ INTCSR_INT1_Enable
#define INTCSR_INT1_Enable 0x01 |
◆ INTCSR_INT1_Polarity
#define INTCSR_INT1_Polarity 0x02 |
◆ INTCSR_INT1_Status
#define INTCSR_INT1_Status 0x04 |
◆ INTCSR_INT2_Enable
#define INTCSR_INT2_Enable 0x08 |
◆ INTCSR_INT2_Polarity
#define INTCSR_INT2_Polarity 0x10 |
◆ INTCSR_INT2_Status
#define INTCSR_INT2_Status 0x20 |
◆ INTCSR_PCI_Enable
#define INTCSR_PCI_Enable 0x40 |
◆ INTCSR_SW_INTR
#define INTCSR_SW_INTR 0x80 |
◆ LAS0BRD_ENDIAN
#define LAS0BRD_ENDIAN 0x01000000 |
◆ PCI_VENDOR_ID_PLX
#define PCI_VENDOR_ID_PLX 0x10b5 /* PCI Vendor ID for PLX Technology, Inc. */ |
◆ U16_INTCSR
◆ U32_LAS0BRD